JDW:aeh	05/07/04 1011 67625-01	276259.doc
---------	------------------------	------------

\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
INFORMATION ISCLOSURE STATEMEN	\mathbf{T}
BY APPLICANT	

Attorney Docket Number	1011-67625-01	
Application Number	10/777,443	
Filing Date	February 10, 2004	
First Named Inventor	Rajski	
Art Unit	Unknown	
Examiner Name	Unknown	

U.S. PATENT DOCUMENTS

NOTE: If this application was filed after June 30, 2003, copies of United States patents and United States published patent applications do not have to be provided to the Patent Office. This requirement of 37 C.F.R. § 1.98(a)(2)(i) has been waived by the United States Patent and Trademark Office pursuant to the Official Gazette Notice on August 5, 2003 (1276 OG 55).

Examiner's Initials*	Cite No. (optional)	Number	Publication Date	Name of Applicant or Patentee
カン		4,511,967	April 16, 1985	Witalka et al.
		4,947,395	August 7, 1990	Bullinger et al.
		5,226,149	July 6, 1993	Yoshida et al.
	_	5,239,262	August 24, 1993	Grutzner et al.
		5,369,646	November 29, 1994	Shikatani
		5,416,783	May 16, 1995	Broseghini et al.
		5,590,354	December 31, 1996	Klapproth et al.
		5,617,531	April 1, 1997	Crouch et al.
		5,724,603	March 3, 1998	Nishiguchi
3		5,790,561	August 4, 1998	Borden et al.
Examiner's Initials*	Cite No. (optional)	OTHER DOCUMENTS		
		Edirisooriya, et al., "Minimizing Testing Time in Scan Path Architecture," IEEE Circuits		
りい		and Systems, 1992 Midwest Symposium, pages 1205-1207.		
1 .:-	8	Zacharia, et al., "Decompression of Test Data Using Variable-Length Seed LFSRs,"		
		Microelectronics and Computer Systems Laboratory, McGill University, Montreal, Canada.		
		Adham, et al., "Arithmetic Built-in Self Test for Digital Signal Processing Architectures,"		
. 4		in Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, May 1-4, pages 29.6.0 - 29.6.4.		

EXAMINER SIGNATURE:	4	DATE CONSIDERED: 7/2/04	
SIGNATURE: 0	L-	· ·	_

^{*} Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.

		Attorney Docket Number	1011-67625-01
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Application Number	10/777,443
		Filing Date	February 10, 2004
		First Named Inventor	Rajski
		Art Unit	Unknown
		Examiner Name	Unknown
1	Rajski, et al., "On Linear Dependence IEEE, Draft August 6, 1996, pages ()-11.	
	Hurd, "Efficient Generation of Statistically Good Pseudonoise by Linearly Interconnected Shift Registers," IEEE Transactions on Computers, Vol. C-23, No. 2, February 1974, pages 146-152.		
	Hellebrand, et al., "Pattern Generation for a Deterministic BIST Scheme," 1995 IEEE,		
	Rajski, et al., "Test Responses Compaction in Accumulators with Rotate Carry Adders," IEEE Transaction on CAD of Integrated Circuits and Systems, Vol. 12, No. 4, April 1993, pages 531-539.		
	Rajski, et al., "Accumulator-Based Compaction of Test Responses," IEEE Transactions on Computers, Vol. 42, No. 6, June 1993, pages 643-650.		
	Hellebrand, et al., "Built-in Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers," IEEE Transactions on Computers, Vol. 44, No. 2, February 1995, pages 223-233.		
	·		

EXAMINER SIGNATURE:	DATE CONSIDERED: []] >7

^{*} Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.